

1/53 FIG. 1

ŧ




2/53

FIG. 2




3/53 FIG. 3




4/53

FIG. 4



5/53

FIG. 5




to each interconnection circuit.


end

7/53


FIG. 7




8/53 FIG. 8




9/53 FIG. 9






11/53 FIG. 11




12/53



13/53

FIG. 13



14/53 FIG. 14

s_0	1	0	1	0	0	1	0	1	1	0	1	0	0	_	0	1
S_1	0	1	1	0	1	1	0	0	1	0	0		0	0	1	1
c_{out}	0	0	0	1	0	0	1	1	0	1	1	1	1	1	1	1
b_0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
b_1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
a_0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
a_1	0	0	0	0	0	0	0	0	1	1	1	I	1	1	1	
c_{in}	1	1	1	1	1	1	1	1	1		1	1		1	1	Ţ
S_0	0	1	0		1	0	1	0	0	1	0	_	1	0	,—1	0
$s_1 \mid s_0$	0 0	0 1	1 0	1 1	0 1	1 0	1 1	0 0	1 0	$1 \mid 1$	0 0	0 1	1 1	0 0	0 1	1 0
	0	0 0 1	0 1 0	0 1 1	0 0 1	0 1 0	0 1 1		0 1 0	0 1 1		1 0 1	0 1 1		1 0 1	$\begin{bmatrix} 1 & 1 & 1 & 0 \end{bmatrix}$
S_1	0					, —1	0 0 1 1	0	0 0 1 0	1 0 1 1	0		0 0 1 1		0 1 0 1	1 1 1 0
$C_{out} \mid s_1 \mid$	0					, —1	1 0 0 1 1	0	0 0 0 1 0	0 1 0 1 1	0		0 0 0 1 1		1 0 1 0 1	1 1 1 0
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0 0 0	1 0			0 0	1 0 1	1 1 0 0 1 1	0	0	1	0		1 0 0 0 1 1	1 1 0	1 1 0 1 0 1	1 1 1 1 0
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0 0 0 0	0 1 0	1 0 0 1	1 1 0	0 0	1 0 1	1 0	0	0 0	0 1	1 0 1 0	1 1	1 1 0 0 0 1 1	1 1 0	1 1 1 0 1 0 1	1 1 1 1 1 0

15/53 FIG. 15

			Add	ress						N	lemor	y valı	ıc		
io	i_1	i ₂	i ₃	i ₄	<i>i</i> ₅	i ₆	i ₇	07	06	05	04	03	02	01	00
0	Ú	0	0	O	•	٠	-	•	•	•	0	0	0	-	•
0	0	0	0	l	•	•	•	•	,	٠	0	0	1	-	•
0	0	0	-	0	•	•	•	•	•	,	0	1	0	-	•
0	0	0	1	l	•	-	-	•	•	•	0	1.	1	-	•
0	0	ı	0	0	-	-		•	•	,	0	0	1	•	•
0	0	ı	0	1	-	-	-	•	•	•	0	-	0	-	•
0	0	ı	_	0	-	-	-	-	,	•	0	1	1	-	,
0	0	.1	I	1	•	-	-	•	•	٠	1	0	0	-	-
0	J	0	0	0	•	•	-	•	•	•	0	ı	0	-	•
0	J	0	0	ı	•	•	-	-		•	0	l	ı	-	-
0	1	Ó	ı	0	•	-	•	٠	•	,	1	0	0	-	•
0	ı	0	1	1	•	•	-	-	+	•	1	0	1	-	•
0	1	1	0	0	,	-	-	-	•	•	0	1	1	-	•
0	1	1	0	1	1	-	-	-		,	1	. 0	0	•	-
0	1	1	.l	0	•	-	-	-	-	•	1	0	i	-	•
0	1	.1	1	1	-	-	-	-	•	•	1	1	0	-	-


	Address									N	lemor	y valu	ıc		
i ₀	i_1	i_2	<i>i</i> ₃	i_4	i ₅	i ₆	<i>i</i> ₇	o ₇	06	05	04	03	02	o_1	00
1	0	0	0	0	,	,	•	ı	1	,	0	0	1	-	-
1	0	0	0	1	,	•	•	,	•	ì	0	1	0	•	-
1	0	0	1	0	-	,	•	•	8	•	0	1	1	-	-
1	0	0	1	1	,	•	-	,	•	•	1	0	0	•	-
1	0	1	0	0	•	•	•	•	•	,	0	1	0		-
1	0	1	0	1	•	-		•	,		0	1	1	•	-
1	0	1	1	0	•		-	-	•	•	1	0	0		1
1	0	1	1	1	•	-		•	,		1	0	1	•	•
1	1	0	0	0	-	-	-	-	•	•	0	1	1	-	-
1	1	0	0	1	•	-	-	-	•	•	1	0	0	-	•
1	1	0	1	0	-	-	-	-	•	•	1	0	1	-	•
1	1	0	1	1	-	-	-	-	•	•	1	1	0	•	-
1	1	1	0	0	-	-	-	•	-	•	1	0	0	-	•
1	1	1	0	1	-	-	-	-	-	•	1	0	1	•	-
1	1	1	1	0	-	-	-	•	•	•	1	1	0	-	-
1	1	1	1	1	•	-	-	-	-	-	1	1	1	Ŀ	-

16/53 FIG. 16


			Add	ress						N	1emor	y valu	e		
i_0	i_1	i ₂	i ₃	i ₄	i ₅	i ₆	i ₇	07	06	05	04	03	02	o_1	00
0	•	1	•	0	0	0	0	1	•	-	0	0	0	-	-
0	-	,	•	0	0	0	1	-	•	•	0	0	1	-	-
0	1	•	•	0	0	1	0	-	-	-	0	1	0	-	-
0	•	•	•	0	0	1	1	-	-	-	0	1	1	-	-
0	1	1	•	0	1	0	0	-	-	-	0	0	1	-	-
0	1	•	•	0	1	0	1	-	•	-	0	1	0	-	•
0	1	•	•	0	1	1	0	-	•	-	0	1	1	-	-
0	•	1	-	0	1	1	1	•	٠	-	1	0	0	-	-
0	-	•	•	1	0	0	0	•		•	0	1	0	•	•
0	-	•	•	1	0	0	1	ı	1	•	· 0	1	1	1	•
0	-	•	-	1	0	1	0	ı	1	•	1	0	0	1	•
0	-	-	-	1	0	1	1	•	,	ı	1	0	1	•	•
0	-	•	-	1	1	0	0	-	-	-	0	1	1		1
0	-	-	-	1	1	0	1	1	•	•	1	0	0	ı	ı
0	-	-	-	1	1	1	0	-	•	•	1	0	1	•	1
0	•	-	-	1	1	1	1	-	-	-	1	1	0	-	•

	Address									Ν	⁄lemor	y valu	e		
i ₀	i_I	i ₂	i ₃	i ₄	i ₅	i ₆	i ₇	07	06	05	04	o _š	02	o_1	00
1	-	,	,	0	0	0	0	•	•	1	0	0	1	ı	-
1	•	-	•	0	0	0	1	•			0	1	0	•	-
1	-		,	0	0	1	0	ı	•	•	0	1	1	•	-
1	-	-	-	0	0	1	1		•	•	1	0	0	•	•
1	-			0	1	0	0	•	•	,	0	1	0	1	-
1	-	-	-	0	1	0	1	1	•	1	0	1	1	•	•
1	-	•	-	0	1	1	0	-	-	-	1	0	0	ı	-
1	-		-	0	1	1	1	-	-	•	1	0	1	•	-
1	-	-	-	1	0	0	0	-	-	-	0	1	1	•	•
1	-		-	1	0	0	1	•	-	-	1	0	0	1	-
1	-	-	•	1	0	1	0	•	-	-	1	0	1	•	•
1	-	•	-	1	0	1	1		-	-	1	1	0	•	•
1	-		-	1	1	0	0	-	-	-	1	0	0	-	-
1	-	-	-	1	1	0	1	-	-	-	1	0	1		-
1	-	-	-	1	1	1	0	-	-	-	1	1	0	-	•
1	-	-	-	1	1	1	1	-	-	-	1	1	1	-	-


17/53 FIG. 17




18/53 FIG. 18




19/53 FIG. 19




20/53 FIG. 20




21/53 FIG. 21




22/53 FIG. 22




23/53 FIG. 23




24/53 FIG. 24



25/53 FIG. 25




26/53 FIG. 26




27/53

FIG. 27





28/53 FIG. 28a start S₁ reset of counter $i \leftarrow p, \ r \leftarrow 0$ S₂ reset of Johnson counter Ş3 page p_r reset Ş4 output start of input

29/53 FIG. 28b




30/53 FIG. 29







32/53 FIG. 31



33/53 FIG. 32



34/53



35/53 FIG. 34

s_0	Ţ	0		0	0		0	H	\vdash	0	-	0	0	Н	0	H
s_1	0		,	0	,—I	,—1	0	0		0	0	,—1	0	0		1
C_{out}	0	0	0		0.	0		\vdash	0	 1	 1			-	—	1
p_0	0		0		0		0		0		0		0		0	
b_1	0	0	Н		0	0			0	0			0	0	 1	1
a_0	0	0	0	0		1			0	0	0	0		·—-	, 1	1
a_1	0	0	0	0	0	0	0	0			⊣.	,1	, 1			1
C_{in}	H		,—1	Н		-	\vdash			, 						1
		!		1	i					<u> </u>						
		<u> </u>		<u> </u>		<u></u>			!	<u> </u>			<u> </u>			
s_0	0		0		,—	0		0	0		0	 1		0	 1	0
$ s_1 s_0 $	0 0	0 1	1 0		0 1	1 0		0 0	0		0 0	0 1	-	0 0	0 1	1 0
$ s_1 $	0	0			0			0			0	0	-	0	0	
$oxed{ $	0 0	0 0	0 1	0 1	0 0	0 1	0 1	1 0	0 1	0 1	1 0	1 0	0 1	1 0	1 0	
$egin{array}{ c c c c c c c c c c c c c c c c c c c$	0 0 0	1 0 0	0 0 1	1 0 1	0 0 0	1 0 1	0 0 1	1 1 0	0 0 1	1 0 1	0 1 0	1 1 0	0 0 1	1 1 0	1 0	
$egin{array}{ c c c c c c c c c c c c c c c c c c c$	0 0 0 0	0 1 0 0	1 0 0 1	1 1 0 1	0 0 0 0	0 1 0 1	1 0 0 1	1 1 1 0	0 0 0 1	0 1 0 1	1 0 1 0	1 1 1 0	0 0 0 1	0 1 1 0	1 0 1 0	1 1 1 1


36/53 FIG. 35

	00	ı	-	1	i	ı	1	_	***	-	į		ı		į	į	ı
	01	ı	ł	1	1	į	1	1	****	ı	ı	ı	1	1	i	ı	1
ıe	60	ī	0	ī	0	0	=	0	_	1	0	_	0	0	-	0	ᆌ
vah	03	0	1	1	0		_	0	0	1	0	0	—	0	0		7
output value	04	0	0	0	-	0	0	Ţ		0	Ī	I	Ţ	1	1	1	_
ō	0,5	i	1	ı	ı	1	ı	i	ı	1		ı	.]		i.	1	i
	90	1)	1	1	1		1	ì	1	ı	***	į	1	ï	4	i
	70	ı	140	ŧ	ı	ţ	i	1	1	ı		1	#		· · ·	***	į
	î.;	Ĭ	J	ì		-	ı	ı	ı	ı	****	į	į	1	*****	1	ı
	<i>i</i> 6		ı	ı	-		ı	j	ı	ı	ı	ı)	ı		1	į
	į.	ij	1	į	ì	un constant		ì	1	į	1	i	ı		-	***	1
ess	24	0	1	0	1	0	I	0		0	Ţ	0	Ţ	0	Ţ	0	_
address	<i>i</i> 3	0	0	1	1	0	0		Ţ	0	0	Ţ	1	Ó	0	1	1
	<i>i</i> 2	0	0	0	0	7	ī	-	1	9	0	0	0	-	1	1	П
	1,1	0	0	0	0	0	0	0	0	7	1	1	1	Ţ	1	1	1
:	i_0	1	Ţ	i	1	ينـــ	Ţ		Ţ	H	Ţ	<u>,</u>	Ţ	Ţ	Ţ		_
		1	1	1	1	1	1	ì	1	1	ı	1	ì	1	ı	1	
	00	1	l j	1	1	1	1	ì	1	1	l	1	ì	1	ı	!	
le				_						 							
value	01 00	1	ì	į	1	j	1	ı	1	J J	i	t .	1	$1 \mid 1 \mid -$	1	1	1
itput value	02 01 00	- 0	- 1	- 0	1	, i	- 0	ı	- 0	- 0	i H	- 0	1 -	-	- 0	1	- 0
output value	$\begin{vmatrix} o_3 & o_2 & o_1 & o_0 \end{vmatrix}$	- 0 0	0 1 -	1 0 -	1 1	0 1 -	1 0 -	- - - -	0 0	1 0 -	 	- 0 0	0 1 -	- I - I -	- 0 0	0 1 -	1 0 -
output value	$\begin{vmatrix} o_4 & o_3 & o_2 & o_1 & o_0 \end{vmatrix}$	- 0 0 0	0 0 1 -	0 1 0 -	0 1 1 -	0 0 1 -	0 1 0 -	0 1 1 -	1 0 0 -	0 1 0 -	0 1 1 -	1 0 0 -	1 0 1 -	0 .1 1 -	1 0 0 -	1 0 1	1 1 0 -
output value	$\begin{vmatrix} o_5 & o_4 & o_3 & o_2 & o_1 & o_0 \end{vmatrix}$	- 0 0 0 -	- 0 0 1 -	- 0 1 0 -	- 0 1 1 -	- 0·0 T	- 0 1 0 -	- 0 I I -	- 1 0 0 -	- 0 1 0 -	- I I 0 -	- 1 0 0 -	- 1 0 1 -	- 0 .1 1 -	- 1 0 0 -	1 0 1 -	_ 1 1 0
output value	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	- 0 0 0 - -	0 0 1	- - 0 1 0 -	- 0 1 1 -	- T 0 0	- 0 1 0 -	- 1 1 1 -	1 0 0 -	- 0 1 0 -	- - 0 1 1 -	1 0 0 -	- 1 0 1 -	0 . 1 1 -	- 1 0 0	1 0 1	- - 1 1 0 -
output value	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	_ 0 0 0	0 0 1 -	0 I 0	0 1 1 -	- T 0 0	- 0 1 0 -	0 1 1 -	1 0 0 -	0 1 0 -		- 1 0 0 -	1 0 1		1 0 0 -	1 0 1 -	1 1 0 -
output value	$egin{array}{ c c c c c c c c c c c c c c c c c c c$	_ 0 0 0	0 0 1	- - - 0 I 0 -		- T 0 0	- 0 1 0	0 1 1	1 0 0 -	- 0 1 0	- I I 0	1 0 0 -	1 0 1		1 0 0 -	1 0 1	- - - 1 1 0 -
	$ i_6 i_7 o_7 o_6 o_5 o_4 o_3 o_2 o_1 o_0 $	_ 0 0 0	0 0 1 -		0 1 1 -	- I 0 0 T	1 0 1 0	- 1 1 1	1 0 0 -	1 0 1 0 - 1	- I I 0	1 0 0 -	1 0 1 -		- 1 0 0 1	1 0 1 -	- - - 1 1 0 -
address output value	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	_ 0 0 0				- T 0 0	- 0 1 0			- 0 1 0	- 1 1 0	1 0 0 -	1 0 1 -		- 1 0 0 1		- - - 1 1 0 -
	$ i_4 $ $ i_5 $ $ i_6 $ $ i_7 $ $ o_7 $ $ o_6 $ $ o_5 $ $ o_4 $ $ o_3 $ $ o_2 $ $ o_1 $ $ o_0 $	_ 0 0 0 0	1 0 0 1 -	0 0 1 0 -	1 0 1 1	- T 0 0 0	1 - 1 - 1 - 1 - 0 1	0 0 1 1 -	1 1 0 0 -	0 0 1 0.	1 1 I I - I I - I I I - I I I I	0 1 0 0 -	1 1 0 1 -	0 0 1 1 -	1 1	0 1 0 1	- - - 1 1 0 -
	$ i_3 i_4 i_5 i_6 i_7 o_7 o_6 o_5 o_4 o_3 o_2 o_1 o_0 $	_ 0 0 0 0 0	0 1 0 0 1 -	1 0 0 1 0 -	1 1 1 1 1	0 0 0 0 1	0 1 0 1 0	1 0 0 1 1 -	1 1 1 0 0 -	0 0 0 1 0 -	0 1 1 1 1	1 0 1 0 0 -	1 1 1 0 1 -	0 0 0 .1 1 -	0 1 1 0 0 -	1 0 1 0 1	1 1 1 1 0 -

37/53 FIG. 36

				,													
output value	00	i	1	,		ł	.]	į	1	1	ì	í	1	ì	i	1	1
	10	ŧ	;	1	ı	1	- 1	ı	1	1	i	ı	ı	ı	ţ	ı	ı
	02	-	0		Э	0	-	0	_	_	0	1	0	0	1	0	1
	03	0	-		0	-		0	0		0	0	1	0	0	1	1
	04	0	0	0		0	0			0	-			-	-	1	1
	Ož	i	ļ	ì	i	1	1	i	1	ı	1	ŧ	ı	i	I	1	1
	90	ı	ł	1	•	ı	ı	ı	1	1	1	1	-	1	1	1	ì
	20	1	1	ı	ı	ı	1	ı	1	1	ı	ı	1	į	I	Ì	ı
address	i_7	0		0	Ţ	0		0		0		0		0	_	0	Ţ
	i_6	0	0	1		0	0	-	~	0	0		ī	0	0	Ţ	1
	i_{5}	0	0	0	0	_	-	7	_	0	0	0	0		-	Ţ	
	i_4	0	0	0	0	0	0	0	0	ĭ	Ţ	1	Ţ	1	1	1	1
	i_3	1	1	ı	-	1	ı	İ	1	1	į	ı	1	ı	ţ	1	1
	\dot{i}_2	+	1	ı	1	ł	ŧ	ı	1	1	ı		1	1	ì	***	1
	i.	J	į	1	1	1	ì	i	1	1	ı	-	1	1	ı	1	1
	ا ہا				_		_	l_			ا بــا	,_	1	_		Ţ	-
L	i_0	Ţ			, ,		Ĺ										
	00]	ı	,	1	1	į	1	1	ı		i	1	ì	1	1
	<u>!</u>						1	j j	1	1	1		i	1	ı		1
ne e	00	1		j	1	1				-							
value	01 00	1	1	1		1	1	1	1	1	1	1	ı	1	1	1	1
tput value	02 01 00	0	- 1	- 0	1	1	1	1	- 0	- 0	1	- 0	- 1	- 1	- 0	1 -	- 0
output value	03 02 01 00	0 0	- 1 0	1 0	1 1	0 1	1 0 -	- - - - -	- 0 0	- 0 1	1 1 -	- 0 0	0 1 -	1.1	- 0 0	0 1 -	T 0 -
output value	$\begin{vmatrix} o_4 & o_3 & o_2 & o_1 & o_0 \end{vmatrix}$	0 0 0	- 1 0 0	0 1 0	0 1 1	0 0 1	0 1 0 =	0 1 1 -	1 0 0 -	0 1 0 -	0 1 1 1 -	1 0 0 -	1 0 1 -	0 1.1 -	1 0 0 -	1 0 1 -	1 1 0 -
output value	5 05 04 03 02 01 00	0 0 0 -	- 0 0 1 -	- 0 1 0	- 0 1 1	- 0 0 T	- 0 1 0 -	- 0 1 1 -	1 0 0 -	0 1 0 -	. - 0 1 1 -	1 0 0 -	1 0 1 -	0 1. 1 -	1 0 0 -	- 1 0 1 -	- 1 1 0 -
output value	06 05 04 03 02 01 00	0 0 0	- 1 0 0 - -	- - 0 1 0 - -	- - 0 1 1 - -	0 0 1	- 0 1 0	0 1 1 -	1 0 0 -		- - 0 1 1 -	- - 1 0 0 -	- - 1 0 1 -	0 1.1 -	- - 1 0 0 -	- - 1 0 1 -	- - 1 1 0 -
output value	$egin{array}{ c c c c c c c c c c c c c c c c c c c$	0 0 0	0 0 1	0 1 0	- - 0 1 1 - -	0 0 1	- 0 1 0		1 0 0 -	- 0 1 0	-	- - - 1 0 0 -	1 0 1 -	- - - 0 1. 1 -	1 0 0 -	1 0 1 -	- - 1 1 0 -
output value	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0 0 0 0	1 0 0 1 -	0 0 1 0 0	1 0 1 1	0 0 0 1 0	1 0 1 0 -	0 0 1 1 -	1 1 0 0 -	0 0 1 0 1 0 -	1 0 1 1 -	0 1 0 0 -	1 1 0 1	0 0 1.1 - 0	1 1 0 0 -	0 1 0 1 -	- - 1 1 0 -
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0 0 0 0 0	0 1 0 0 1 -	1 0 0 1 0	1 1 1 0 1 1	0 0 0 0 1	0 1 0 1 0	1 0 0 1 1 -	1 1 1 0 0 -	0 0 1 0 0 0	0 1 0 1 1 -	1 0 1 0 0 -	1 1 1 - - 1 0 1 -	0 0 0 1. 1 -	0 1 1 0 0 -	1 0 1 0 1 -	1 1 - - - 1 1 0 -
address output value	$i_5 \mid i_6 \mid i_7 \mid o_7 \mid o_6 \mid o_5 \mid o_4 \mid o_3 \mid o_2 \mid o_1 \mid o_0$	0 0 0 0 0 0	0 0 1 0 0 1 -	0 1 0 0 1 0	0 1 1 1 0 1 1 1	1 0 0 0 0 1	1 0 1 0 1 0 -	1 1 0 0 1 1	1 1 1 1 0 0 -	0 0 0 0 1 0 -	0 0 1 0 1 1	0 1 0 1 0 0 -	0 1 1 1 0 1 -	1 0 0 0 1.1 -	1 0 1 1 0 0 -	1 0 1 0 1 -	1 1 1 - - - 1 1 0 -
	$ i_4 $ $ i_5 $ $ i_6 $ $ i_7 $ $ o_7 $ $ o_6 $ $ o_5 $ $ o_4 $ $ o_3 $ $ o_2 $ $ o_1 $ $ o_0 $	0 0 0 0 0 0 0	0 0 0 1 0 0 1 -	0 0 1 0 0 1 0	0 0 1 1 1 0 1 1	0 1 0 0 0 0 1	0 1 0 1 0 1 0 -	0 1 1 0 0 1 1 -	0 1 1 1 1 0 0 -	1 0 0 0 0 0 1 0 -	1 0 0 1 0 1 1	1 0 1 0 1 0 0 -	1 0 1 1 1 0 1 -	1 1 0 0 0 1. 1 -	1 1 0 1 1 0 0 -	1 1 1 0 1 0 1 -	1 1 1 1 0 1 1 0 -
	$\begin{vmatrix} i_3 & i_4 & i_5 & i_6 & i_7 & o_7 & o_6 & o_5 & o_4 & o_3 & o_2 & o_1 & o_0 \end{vmatrix}$	0 0 0 0 0 0 0 -	- 0 0 0 1 0 0 1 -	- 0 0 1 0 0 1 0	_ 0 0 1 1 1 0 1 1 1	- 0 1 0 0 0 0 1	- 0 1 0 1 0 1 0 -	- 0 1 1 0 - - 0 1 1 -	_ 0 1 1 1 1 0 0 -	- 1 0 0 0 - - - 0 1 0 -	- 1 0 0 1 - - 0 1 1 -	- 1 0 1 0 - - 1 0 0 -	- 1 0 1 1 - - 1 0 1 -	- 1 1 0 0 0 1. 1 -	- 1 1 0 1 - - - 1 0 0 -	-	- 1 1 1 1 - - - 1 1

38/53 FIG. 37



39/53 FIG. 38





FIG. 39 - 85 Main part of programmable logic device step, O_load Page task s Outputs Y Output Circuit 86-s Direct Inputs 왕 Inputs X 🗅 task 2 Outputs Y Output Circuit Outputs Y Output Circuit


40/53

41/53 FIG. 40




42/53

FIG. 41




43/53 FIG. 42




44/53

FIG. 43




45/53


FIG. 44




46/53 FIG. 45




47/53 FIG. 46





48/53 FIG. 47



49/53 FIG. 48






FIG. 49



(x4,x5,x6,x1,x2,x3) is the optimal ordering for this function.


51/53

FIG. 50




52/53

FIG. 51



By using the LUT ring, the ordering can be optimal for two functions.

FIG. 52



LUT cascade with p memory cells